

**Sec. B: Choose any 4 questions, choosing 1 question from each unit. Each question carries a mark weight of 15.**

1 (A) State and establish the maximum power dissipation theorem. Obtain the proof for maximum power and find the maximum efficiency of such a circuit. 1 (B) State Norton's theory for circuit analysis and prove it.

2 (A) State and prove the reciprocity theorem. What is the internal impedance?

2 (B) Determine the DC voltage applied to any A junction when  $J_s = 30 \text{ microA/cm}^2$  and  $J = 2 \text{ A/cm}^2$  are the normal values of the signals.

3 (A) Describe the input and output characteristics for a PNP transistor. Describe the experimental method for these characteristics. In a PNP transistor, define input, output, conducting base, current ratio, input impedance, and reverse voltage ratio for this circuit configuration. (RU)

3 (B) For a transistor, the reverse saturation current is  $0.15 \text{ mu A}$  in the common base configuration and  $20 \text{ mu A}$  in the common emitter configuration. If the base current ( $I_B$ ) is  $10 \text{ mA}$ , find the current gain ( $\alpha$ ) and ( $\beta$ ).

4 (A) What do you understand by operating point Q and its stability? Define various stability coefficients. What do you understand by

thermal breakdown? How is an amplifier circuit protected from thermal breakdown? 4 (B) If the current gain of a transistor in the  $CB$  configuration is 0.98, find the current gain in the  $CE$  configuration and the  $CC$  configuration.

5 (A) How is an OP AMP used as an adder and a subtractor? Explain with a circuit diagram. 5 (B) The CMRR of a differential amplifier is 55 decibels. If its differential mode gain is 1200, calculate the common mode gain.

6 (A) Prove that negative gradation voltage increases the input impedance and decreases the output impedance of the feed-in amplifier. 6 (B) Find the value of gain. Also calculate the input impedance of the amplifier. The input and feed-in resistance of an inverting amplifier are 3 and  $12\text{ k}\Omega$  respectively. If a voltage of 500 mV is applied to it, the output voltage and input voltage will be:

7 (A) Explain the working of a Cole strip oscillator with the help of a suitable circuit. Recall the input frequency and the necessary conditions for self-excited and self-sustained oscillations.

7 (B) Prove that for fed oscillations in an  $RC$  phase-shifted oscillator,  $h_{fe} \geq 56$ , where the symbols have their usual meaning.


8 (A) 8 (B) Write circuit symbols and verification tables for  $NAND$  and  $XOR$  gates.

### 1. Reciprocity Theorem:-

→ Circuits which are designed from bilateral impedance theory reciprocity theorem is valid.

" If electric source is connect in first loop of network and due to which flow of electric current in loop 1 is  $I_1$ . Now if electric source is connect in second loop then flow of electric current in 1st loop will be  $I_2$ ."

### Mathematical Verification:-



To do the mathematical Verification of Reciprocity theorem. A circuit designed by bilateral impedance network is used. Let this Network is defined by  $Z_1, Z_2, Z_3$ . in this network a Voltage  $E$  is present. Due to this Voltage flow of current in loop 1 is  $I_1$  and flow of electric current in

Teacher's Signature .....

Date: \_\_\_/\_\_\_/\_\_\_

Subject \_\_\_\_\_

MON TUE WED THU FRI SAT SUN

second loop is  $I_2$ .

From loop Analysis theorem.

$$\begin{vmatrix} Z_1 + Z_3 & -Z_3 \\ -Z_3 & Z_2 + Z_3 \end{vmatrix} \begin{vmatrix} I_1 \\ I_2 \end{vmatrix} = \begin{vmatrix} E \\ 0 \end{vmatrix}$$

$$Z \begin{bmatrix} I \end{bmatrix} = \begin{bmatrix} E \end{bmatrix}$$

$$\Delta_1 = \begin{vmatrix} Z_1 + Z_3 & -Z_3 \\ -Z_3 & Z_2 + Z_3 \end{vmatrix}$$

$$\Delta_2 = (Z_1 + Z_3)(Z_2 + Z_3) - Z_3^2$$

$$\Delta_2 = Z_1Z_2 + Z_1Z_3 + Z_2Z_3 + Z_3^2 - Z_3^2$$

$$\Delta_3 = Z_1Z_2 + Z_1Z_3 + Z_2Z_3$$

Now  $\Delta_1 = \begin{vmatrix} E & -Z_3 \\ 0 & Z_2 + Z_3 \end{vmatrix}$

$$\Delta_1 = (Z_2 + Z_3)E$$

$$I_1 = \frac{\Delta_1}{\Delta_2}$$

$$I_1 = \frac{(Z_2 + Z_3)E}{\Delta_2} \rightarrow ①$$

Now  $\Delta_2 = \begin{vmatrix} Z_1 + Z_3 & E \\ -Z_3 & 0 \end{vmatrix}$


$$\Delta_2 = +Z_3E$$

Teacher's Signature .....

$$I_0 = \frac{\Delta e}{\Delta z}$$

$$I_0 = \frac{+Z_3 E}{\Delta z} \quad \text{--- (2)}$$

~~20 Aug 2020~~  
Step - II



Now we connect the electric source in 2<sup>nd</sup> loop due to which flow of electric current in 1<sup>st</sup> loop is  $I_1'$  and in second loop flow of electric current is  $I_2'$ .

From loop Analysis, Thenum

$$\begin{vmatrix} Z_1 + Z_3 & -Z_3 \\ -Z_3 & Z_2 + Z_3 \end{vmatrix} \begin{vmatrix} I_1' \\ I_2' \end{vmatrix} = \begin{vmatrix} 0 \\ E \end{vmatrix}$$

$$[Z] [I] = [E]$$

$$\Delta z = \begin{vmatrix} Z_1 + Z_3 & -Z_3 \\ -Z_3 & Z_2 + Z_3 \end{vmatrix}$$

$$\Delta z = (Z_1 + Z_3)(Z_2 + Z_3) - Z_3^2$$

$$\Delta z = Z_1 Z_2 + Z_1 Z_3 + Z_2 Z_3 + Z_3^2 - Z_3^2$$

Teacher's Signature .....

$$\Delta z = Z_1 Z_2 + Z_1 Z_3 + Z_2 Z_3$$

Now

$$\Delta_1 = \begin{vmatrix} 0 & -Z_3 \\ E & Z_2 + Z_3 \end{vmatrix}$$

$$\Delta z = E Z_3$$

$$I_1' = \frac{\Delta_1}{\Delta z}$$

$$I_1' = \frac{E Z_3}{\Delta z} \quad \text{--- (3)}$$

From eq? (2) and (3)

$$I_0 = I_1'$$

Therefore, This is the Reciprocity Theorem.

V) सवाल

For a P-N junction determine the applied forward voltage when when  $J_s = 30 \mu\text{A}/\text{cm}^2$  and  $J = 2\text{A}/\text{cm}^2$  ( $e/kT = 40/\text{V}$ ). The notations have their usual meaning. [R.U. 2006, 2010]

हल-P-N डायोड में प्रवाहित धारा घनत्व

$$J = J_s \left[ \exp\left(\frac{eV}{kT}\right) - 1 \right]$$

प्रश्नानुसार,  $J = 2 \text{ A}/\text{cm}^2$

$$J_s = 30 \mu\text{A}/\text{cm}^2$$

$$\frac{eV}{kT} = 40 / \text{V}$$

$$\therefore \exp\left(\frac{eV}{kT}\right) - 1$$

$$= \frac{J}{J_s} = \frac{2}{30 \times 10^{-6}} = \frac{2}{3} \times 10^5$$

$$\therefore \exp\left(\frac{eV}{kT}\right) \approx \frac{2}{3} \times 10^5$$

$$\frac{eV}{kT} = \log_e \frac{2}{3} \times 10^5$$

$$V = \frac{kT}{e} \log_e \frac{2}{3} \times 10^5$$

$$V = \frac{2.3026 \times 4.8240}{40}$$

$$V = 0.28 \text{ V}$$

या

# BIAS STABILITY:

Bias stabilization: While designing the biasing circuit, care should be taken so that the operating point will not shift into an undesirable region (i.e into cut-off or saturation region)

Factors to be considered while designing the biasing circuit:

- $I_{CO}$
- $V_{BE}$
- Beta

Factors to be considered while designing the biasing circuit:

- Temperature dependent factors ( $I_{CO}, V_{BE}$ )
- $\beta|hfe$  – Transistor current gain

$I_{CO}$ :

The flow of current in the circuit produces heat at the junctions. This heat increases the temperature at the junctions.

Since the minority carriers are temperature dependent ( $I_{CO}$  gets doubled for every  $10^{\circ}\text{C}$  rise in temperature), they increase with the temperature. This in turn increases the  $I_C$  and hence Q – point gets shifted

$V_{BE}$ :

- $V_{BE}$  changes with temperature at the rate of  $2.5\text{mV}/^{\circ}\text{C}$
- $I_B$  depends on  $V_{BE}$

Since  $\frac{I_C}{I_B} = \beta$


$I_C = \beta I_B$ , increase in  $I_B$

Increase  $I_C$  This in turn changes the operating point.

**Transistor current gain  $\beta$ :**

The transistor parameters among different units of same type, same number changes. i.e. If we take two transistor units of same type (i.e. Same number, construction, parameter specified etc.) and we them in the circuit, there is change in the  $\beta$  value in actual practice.

The biasing circuit is designed according to the required  $\beta$  value. Since  $\beta$  changes, the operating point also shifts.



## ***Requirements of a biasing network:***

---

- The emitter-base junction must be forward biased and collector-base junction must be reversed biased. i.e. The transistors should be operated in the active region.
- The circuit design should provide a degree of temperature stability.
- The operating point should be made independent of transistor parameters (like transistor current gain)

---

## **Techniques used to keep Q point stable:**

---

### **STABILIZATION TECHNIQUE:**

This refers to the use of resistive biasing circuits which allow  $I_B$  to vary so as to keep  $I_C$  relatively constant with variations in  $I_{CO}$  and  $V_{BE}$  current gain( $\beta$ )

### **COMPENSATION TECHNIQUE:**

This refers to the use of temperature sensitive devices such as diodes, transistors, thermistors, etc, which provide compensating voltages and currents to maintain the operating point stable.

---

# Stability Factors :

## STABILITY FACTORS:

- The stability factor is a measure of stability provided by the biasing circuit.
- Stability factor indicates the degree of change in operating point due to variation in temperature.
- Since there are 3 temperature dependent variables, there are 3 stability factors.

$$S = \frac{\partial I_C}{\partial I_{CO}} |V_{BE}, \beta \text{ constant} \quad (\text{or}) \quad S = \frac{\Delta I_C}{\Delta I_{CO}} |V_{BE}, \beta \text{ constant}$$

$$S' = \frac{\partial I_C}{\partial V_{BE}} |I_{CO}, \beta \text{ constant} \quad (\text{or}) \quad S' = \frac{\Delta I_C}{\Delta V_{BE}} |I_{CO}, \beta \text{ constant}$$

$$S'' = \frac{\partial I_C}{\partial \beta} |V_{BE}, I_{CO} \text{ constant} \quad (\text{or}) \quad S'' = \frac{\Delta I_C}{\Delta \beta} |V_{BE}, I_{CO} \text{ constant}$$

### Note:

- Ideally, stability factor should be perfectly zero to keep the operating point stable.
- Practically stability factor should have the value as minimum as possible.

## EXPRESSION FOR STABILITY FACTOR S:

For a common emitter configuration collector current is given by

$$I_C = I_{C(\text{majority})} + I_{CEO(\text{majority})}$$

WKT

$$I_{CEO} = \frac{I_{CBO}}{1 - \alpha}$$

$$I_{CEO} = (1 + \beta) I_{CBO}$$

$$I_C = \beta I_B + (1 + \beta) I_{CBO}$$

When

$I_{CBO}$  changes by  $\Delta I_{CBO}$

$I_B$  changes by  $\Delta I_B$

$I_C$  changes by  $\Delta I_C$

$$\partial I_C = \beta \partial I_B + (1 + \beta) \partial I_{CBO}$$

+ by  $\partial I_C$

$$1 = \beta \frac{\partial I_B}{\partial I_C} + (1 + \beta) \frac{\partial I_{CBO}}{\partial I_C}$$

$$1 - \beta \frac{\partial I_B}{\partial I_C} = (1 + \beta) \frac{\partial I_{CBO}}{\partial I_C}$$

$$\frac{\partial I_{CBO}}{\partial I_C} = \frac{(1 - \beta) \frac{\partial I_B}{\partial I_C}}{(1 + \beta)}$$

$$\text{If } S = \frac{\partial I_C}{\partial I_{CBO}}$$

$$\frac{1}{S} = \frac{(1 - \beta) \frac{\partial I_B}{\partial I_C}}{(1 + \beta)}$$

$$S = \frac{(1 + \beta)}{(1 - \beta) \frac{\partial I_B}{\partial I_C}}$$

If current gain in CB mode of a transistor is 0.98 then find current gain in CE mode and CC mode. [Ajmer 2016]

हल: दिया हुआ है  $\alpha = 0.98$

$$\text{हम जानते हैं } \beta = \frac{0.98}{1 - 0.98} = \frac{0.98}{0.02} = 49$$

CC विन्यास में धारा लाभ

$$\gamma = 1 + \beta = 1 + 49 = 50$$

#### 4 NAND-logic Gate:-

This is a combinational logic gate.

Third logic gate is combined form of NOT + AND = NAND



don

$$\text{NOT + AND} = \text{NAND}$$

① Boolean Function :-

$$X = \overline{A \cdot B}$$

② symbol :-



Date \_\_\_\_\_  
Page \_\_\_\_\_

③ Truth Table :-


A	B	$A \cdot B$	$X = \overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

④ Definition :-

that logic gate in which at any point of input terminal ON state is their then OFF state is find on output terminal. Then it is called NAND logic gate.

that logic gate in which at any point of input terminal OFF state is their then ON state is find on output terminal is called NAND logic gate.

⑤ switch circuit :-



## XOR-Logic Gate:-


Third logic gate is said to be exclusive logic gate.

### ① Boolean function:-

$$X = A \oplus B$$

$$X = (A+B) \cdot (\bar{A} \cdot \bar{B})$$


### ② symbol:-



Date \_\_\_\_\_  
Page \_\_\_\_\_

### ③ switch circuit:-

$$X = (A+B) \cdot (\bar{A} \cdot \bar{B}) \quad ①$$



### Truth Table

A	B	$A+B$	$A \cdot B$	$\bar{A} \cdot \bar{B}$	$X = (A+B) \cdot (\bar{A} \cdot \bar{B})$
0	0	0	0	1	0
0	1	1	0	1	1
1	0	1	0	1	1
1	1	1	1	0	0

### ④ Definition:-

This is a special type of OR gate in which two input terminals (2) and single(1) output terminal exists, it is called XOR-logic gate.


"That logic gate in which OFF state means zero and on giving same input signal, and ON state finds when different input signal is given."

② Circuit 2 from eqn ①

$$X = (A+B) \cdot (\bar{A} \cdot B)$$

from DeMorgan's theorem

$$X = (A+B) \cdot (\bar{A} + \bar{B}) \quad \text{--- ②}$$



A	B	$\bar{A}$	$\bar{B}$	$A+B$	$\bar{A}+\bar{B}$	$X = (A+B) \cdot (\bar{A}+\bar{B})$
0	0	1	1	0	1	0
0	1	1	0	1	1	1
1	0	0	1	1	1	1
1	1	0	0	1	0	0

③ Circuit 3


from eqn ②

$$X = (A+B) \cdot (\bar{A}+\bar{B})$$

$$X = A \cdot \bar{A} + A \cdot \bar{B} + B \cdot \bar{A} + B \cdot \bar{B}$$

$$\therefore A \cdot \bar{A} = B \cdot \bar{B} = 0$$

$$X = A \cdot \bar{B} + B \cdot \bar{A} \quad \text{--- ③}$$



A	B	$\bar{A}$	$\bar{B}$	$A \cdot B$	$B \cdot A$	$X = A \cdot \bar{B} + B \cdot \bar{A}$
0	0	1	1	0	0	0
0	1	1	0	0	1	1
1	0	0	1	1	0	1
1	1	0	0	0	0	0

Solution

$$[A\bar{B}(C + BD) + \bar{A}\bar{B}]C$$

$$[\bar{A}\bar{B}C + A\bar{B}BD + \bar{A}\bar{B}]C$$

$$[\bar{A}\bar{B}C + \bar{A} + \bar{B}]C \quad \because B\bar{B} = 0$$

$$[\bar{A} + \bar{B}(1 + \bar{A}C)]C = 0$$

$$[\bar{A} + \bar{B}]C$$

$$\underline{\bar{A}C + \bar{B}C}$$

**Adder:**

Op-amp may be used to design a circuit whose output is the sum of several input signals. Such a circuit is called a summing amplifier or a summer or adder. An inverting summer or a non-inverting summer may be discussed now.


**Inverting Summing Amplifier:**

Fig 1. Inverting summer (source: [https://www.brainkart.com/subject/Linear-Integrated-Circuits\\_220/](https://www.brainkart.com/subject/Linear-Integrated-Circuits_220/))

A typical summing amplifier with three input voltages  $V_1$ ,  $V_2$  and  $V_3$  three input resistors  $R_1$ ,  $R_2$ ,  $R_3$  and a feedback resistor  $R_f$  is shown in fig 1. The following analysis is carried out assuming that the op-amp is an ideal one,  $AOL = \infty$ . Since the input bias current is assumed to be zero, there is no voltage drop across the resistor  $R_{comp}$  and hence the non-inverting input terminal is at ground potential.

$$I = V_1/R_1 + V_2/R_2 + \dots + V_n/R_n;$$

$$V_o = -R_f$$

$$I = R_f / R (V_1 + V_2 + \dots + V_n).$$

To find  $R_{comp}$ , make all inputs  $V_1 = V_2 = V_3 = 0$ .

So the effective input resistance  $R_i = R_1 \parallel R_2 \parallel R_3$ .

Therefore,  $R_{comp} = R_i \parallel R_f = R_1 \parallel R_2 \parallel R_3 \parallel R_f$ .

### Non-Inverting Summing Amplifier:




Fig 2.non-inverting summer (source: [https://www.brainkart.com/subject/Linear-Integrated-Circuits\\_220/](https://www.brainkart.com/subject/Linear-Integrated-Circuits_220/))

A summer that gives a non-inverted sum is the non-inverting summing amplifier of fig 2. Let the voltage at the (-) input terminal be  $V_a$ , which is a non-inverting weighted sum of inputs.

Let  $R_1 = R_2 = R_3 = R = R_f/2$ , then  $V_o = V_1 + V_2 + V_3$

### Subtractor using Operational Amplifier

If all resistors are equal in value, then the output voltage can be derived by using superposition principle.

#### Subtractor:




Fig 4

Fig 3.Subtractor (source: [https://www.brainkart.com/subject/Linear-Integrated-Circuits\\_220/](https://www.brainkart.com/subject/Linear-Integrated-Circuits_220/))

A basic differential amplifier can be used as a subtractor as shown in the above fig 3. If all resistors are equal in value, then the output voltage can be derived by using superposition principle.

To find the output  $V_{01}$  due to  $V_1$  alone, make  $V_2 = 0$ .

Then the circuit of figure as shown in the above becomes a non-inverting amplifier having input voltage  $V_1/2$  at the non-inverting input terminal and the output becomes

$$V_{01} = V_1/2(1+R/R) = V_1 \text{ when all resistances are } R \text{ in the circuit.}$$

Similarly the output  $V_{02}$  due to  $V_2$  alone (with  $V_1$  grounded) can be written simply for an inverting amplifier as

$$V_{02} = -V_2$$

Thus the output voltage  $V_o$  due to both the inputs can be written as

$$V_o = V_{01} - V_{02} = V_1 - V_2$$

### Adder/Subtractor:




Fig 4 a) Adder-Subtractor(source: [https://www.brainkart.com/subject/Linear-Integrated-Circuits\\_220/](https://www.brainkart.com/subject/Linear-Integrated-Circuits_220/))




Fig 4 b) Equivalent circuit for  $V_2 = V_3 = V_4 = 0$ (source: [https://www.brainkart.com/subject/Linear-Integrated-Circuits\\_220/](https://www.brainkart.com/subject/Linear-Integrated-Circuits_220/))




Fig 4 c) Equivalent circuit for  $V_1 = V_2 = V_4 = 0$ (source: [https://www.brainkart.com/subject/Linear-Integrated-Circuits\\_220/](https://www.brainkart.com/subject/Linear-Integrated-Circuits_220/))

It is possible to perform addition and subtraction simultaneously with a single op-amp using the circuit shown in fig 4 a) The output voltage  $V_o$  can be obtained by using superposition theorem. To find output voltage  $V_{01}$  due to  $V_1$  alone, make all other input voltages  $V_2$ ,  $V_3$  and  $V_4$  equal to zero. The simplified circuit is shown in fig 4 b). This is the circuit of an inverting amplifier and its output voltage is,  $V_{01} = -R/(R/2) * V_1/2 = -V_1$  by Thevenin's equivalent circuit at inverting input terminal). Similarly, the output voltage  $V_{02}$  due to  $V_2$  alone is,

$$V_{02} = -V_2$$

Now, the output voltage  $V_{03}$  due to the input voltage signal  $V_3$  alone applied at the (+) input terminal can be found by setting  $V_1$ ,  $V_2$  and  $V_4$  equal to zero.

$$V_{03} = V_3$$

The circuit now becomes a non-inverting amplifier as shown in fig.4(c).

So, the output voltage  $V_{03}$  due to  $V_3$  alone is

$$V_{03} = V_3$$

Similarly, it can be shown that the output voltage  $V_{04}$  due to  $V_4$  alone is

$$V_{04} = V_4$$

Thus, the output voltage  $V_o$  due to all four input voltages is given by

$$V_o = V_{01} = V_{02} = V_{03} = V_{04}$$

$$V_o = -V_1 - V_2 + V_3 + V_4$$

$$V_o = (V_3 + V_4) - (V_1 + V_2)$$

So, the circuit is an adder-subtractor.

The CMRR of a differential amplifier is 55 dB. If its differential mode gain is 1200, determine the common-mode gain.

हल-प्रश्नानुसार

5(B)

$$A_d = 1200$$

डेसिबेल में

$$\text{CMRR} = 20 \log_{10} \frac{A_d}{A_c} = 55$$

$$\therefore \frac{A_d}{A_c} = \text{Anti log}_{10} \frac{55}{20} = 562.3$$

$$A_c = \frac{A_d}{562.3} = \frac{1200}{562.3} = 2.13$$